CAMP: a hierarchical cache architecture for multi-core mixed criticality processors

References

• Burns A, Davis RI. A survey of research into mixed criticality systems. CSUR'17. 2017;50(6):1–37.
   Google Scholar
• Ward BC, Herman JL, Kenna CJ, et al. Outstanding paper award: making shared caches more predictable on multicore platforms. In: ECRTS'13. IEEE; 2013. p. 157–167.
   Google Scholar
• Gracioli G, Fröhlich A. On the influence of shared memory contention in real-time multicore applications. In: SBESC'14. IEEE; 2014. p. 25–30.
   Google Scholar
• Pellizzoni R, Schranzhofer A, Chen J, et al. Worst case delay analysis for memory interference in multicore systems. In: DATE'10. IEEE; 2010. p. 741–746.
   Google Scholar
• Nair AS, Pai AV, Raveendran BK, et al. Moesi l: a cache coherency protocol for locked mixed criticality l1 data cache. In: 2021 IEEE/ACM 25th International Symposium on Distributed Simulation and Real Time Applications (DS-RT). IEEE; 2021. p. 1–8.
   Google Scholar
• Nair AS, Pai AV, Patil G, et al. Clamp: criticality aware coherency protocol for locked multi-level caches in multi-core processors. In: International Conference on Next Generation Systems and Networks; Springer; 2022. p. 371–381.
   Google Scholar
• Nair AS, Colaco LM, Raveendran B, et al. Taskmuster: a comprehensive analysis of task parameters for mixed criticality automotive systems. Sādhanā. 2022;47(1):1–23.
   Web of Science ®Google Scholar
• Carlson TE, Heirman W, Eyerman S, et al. An evaluation of high-level mechanistic core models. TACO'14. 2014;11(3):1–25. doi: 10.1145/2629677
   Google Scholar
• Gracioli G, Alhammad A, Mancuso R, et al. A survey on cache management mechanisms for real-time embedded systems. CSUR. 2015;48(2):1–36. doi: 10.1145/2830555
   Web of Science ®Google Scholar
• Chisholm M, Ward BC, Kim N, et al. Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In: RTSS'15. IEEE; 2015. p. 305–316.
   Google Scholar
• Giannopoulou G, Stoimenov N, Huang P, et al. Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources. Real-Time Syst. 2016;52(4):399–449. doi: 10.1007/s11241-015-9227-y
   Web of Science ®Google Scholar
• Giannopoulou G, Stoimenov N, Huang P, et al. Scheduling of mixed-criticality applications on resource-sharing multicore systems. In: Proc. of the EMSOFT'13. IEEE Press; 2013. p. 17.
   Google Scholar
• Valsan PK, Yun H, Farshchi F. Taming non-blocking caches to improve isolation in multicore real-time systems. In: RTAS. IEEE; 2016.
   Google Scholar
• Intel C. Improving real-time performance by utilizing cache allocation technology. Intel Corporation; 2015.
   Google Scholar
• Awan MA, Bletsas K, Souto PF, et al. Mixed-criticality scheduling with dynamic redistribution of shared cache. In: ECRTS; 2017.
   Google Scholar
• Kasture H, Sanchez D. Ubik: efficient cache sharing with strict qos for latency-critical workloads. ACM SIGPLAN Not. 2014;49(4):729–742. doi: 10.1145/2644865.2541944
   Google Scholar
• Qureshi MK, Patt YN. Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches. In: MICRO'06. IEEE; 2006. p. 423–432.
   Google Scholar
• Yu C, Petrov P. Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms. In: DAC'10. IEEE; 2010. p. 132–137.
   Google Scholar
• El-Sayed N, Mukkara A, Tsai PA, et al. Kpart: a hybrid cache partitioning-sharing technique for commodity multicores. In: HPCA'18. IEEE; 2018. p. 104–117.
   Google Scholar
• Sundararajan KT, Jones TM, Topham NP. Recap: region-aware cache partitioning. In: ICCD'13. IEEE; 2013. p. 294–301.
   Google Scholar
• Garcia-Garcia A, Saez J, Risco-Martin JL, et al. PBBCache: an open-source parallel simulator for rapid prototyping and evaluation of cache-partitioning and cache-clustering policies. J Comput Sci. 2020;42:Article ID 101102. doi: 10.1016/j.jocs.2020.101102
   Web of Science ®Google Scholar
• Vera X, Lisper B, Xue J. Data cache locking for higher program predictability. ACM SIGMETRICS Perform Evaluation Rev. 2003;31(1):272–282. doi: 10.1145/885651.781062
   Google Scholar
• Puaut I, Arnaud A. Dynamic instruction cache locking in hard real-time systems. In: Proc. of the 14th RTNS; 2006.
   Google Scholar
• Kumar NC, Vyas S, Cytron RK, et al. Cache design for mixed criticality real-time systems. In: ICCD'14. IEEE; 2014. p. 513–516.
   Google Scholar
• Patil G, Mallya NB, Raveendran BK. Moesif: a mc/mp cache coherence protocol with improved bandwidth utilisation. Int J Embed Syst. 2019;11(4):493–507. doi: 10.1504/IJES.2019.10022129
   Web of Science ®Google Scholar
• Kaur DP, Sulochana V. Design and implementation of cache coherence protocol for high-speed multiprocessor system. In: 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES). IEEE; 2018.
   Google Scholar
• Sritharan N, Kaushik A, Hassan M, et al. Enabling predictable, simultaneous and coherent data sharing in mixed criticality systems. In: 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE; 2019.
   Google Scholar
• Sritharan N, Kaushik AM, Hassan M, et al. Hourglass: predictable time-based cache coherence protocol for dual-critical multi-core systems; 2017. arXiv preprint arXiv:170607568.
   Google Scholar
• Kaushik A, Tegegn P, Wu Z, et al. Carp: a data communication mechanism for multi-core mixed-criticality systems. In: 2019 IEEE Real-Time Systems Symposium (RTSS). IEEE; 2019.
   Google Scholar
• Nair AS, Colaco LM, Patil G, et al. Mediator-a mixed criticality deadline honored arbiter for multi-core real-time systems. In: DS-RT'19. IEEE; 2019. p. 1–8.
   Google Scholar
• Hennessy JL, Patterson DA. Computer architecture: a quantitative approach. New York: Elsevier; 2011.
   Google Scholar
• Baruah S, Bonifaci V, D'angelo G, et al. Preemptive uniprocessor scheduling of mixed-criticality sporadic task systems. ACM. 2015;62(2):1–33.
   Web of Science ®Google Scholar
• Ortego PM, Sack P. SESC: superescalar simulator. In: ECRTS'05. Citeseer; 2004. p. 1–4.
   Google Scholar
• Tarjan D, Thoziyoor S, Jouppi N. Cacti 5.3. HP laboratories Palo Alto technical report; 2005.
   Google Scholar
• Woo SC, Ohara M, Torrie E, et al. The splash-2 programs: characterization and methodological considerations. ACM SIGARCH Comput Archit News. 1995;23(2):24–36. doi: 10.1145/225830.223990
   Google Scholar
• Brais H, Kalayappan R, Panda PR. A survey of cache simulators. ACM Comput Surveys (CSUR). 2020;53(1):1–32. doi: 10.1145/3372393
   Web of Science ®Google Scholar
• Shelor CF, Kavi KM. Moola: multicore cache simulator. In: CATA'15; 2015.
   Google Scholar