Design of Proficient Two Operand Adder Using Hybrid Carry Select Adder with FPGA Implementation

References

• P. Balasubramanian, and N. Mastorakis, “Performance comparison of carry-lookahead and carry-select adders based on accurate and approximate additions,” Electronics. (Basel), Vol. 7, no. 12, pp. 369–381, Dec. 2018. DOI: 10.3390/electronics7120369.
   Web of Science ®Google Scholar
• P. Pramod, and T. K, “Shahana “high throughput FIR filter architectures using retiming and modified CSLA based adders,”,” IET Circuits Devices Syst., Vol. 13, no. 7, pp. 1007–1017, Oct. 2019. DOI:10.1049/iet-cds.2019.0130.
   Web of Science ®Google Scholar
• V. Thamizharasan, and V. Parthipan, “An Efficient VLSI Architecture for FIR filter using computation sharing multiplier,” Int. J. of Computer Applications, Vol. 54, no. 14, pp. 1–6, Sep. 2012. DOI:10.5120/8631-1939.
   Google Scholar
• G. Dimitrakopoulos, K. Papachatzopoulos, and V. Paliouras, “Sum Propagate adders,” IEEE Trans. on Emerging Topics in Computing, Vol. 9, no. 3, pp. 1479–1488, Sep. 2021. DOI: 10.1109/TETC.2021.3068729.
   Web of Science ®Google Scholar
• J. Fereshteh, S. Amir, A. Azadeh, and S. Leonel, “New energy-efficient hybrid wide-operand adder architecture,” IET Circuits Devices Syst., Vol. 13, no. 8, pp. 1221–1231, Nov. 2019. DOI: 10.1049/iet-cds.2019.0084.
   Web of Science ®Google Scholar
• S. Nithya devi1, B. Pavithra, and P. Puvitha, “High - speed and low - power carry skip adder using Han-Carlson adder,” J. of Recent Research in Engg., and Technology, Vol. 4, no. 6, pp. 01–08, Jun. 2017.
   Google Scholar
• V. S. Athira, R. Arun Sekar, T. Monisha, and V. Karthikeyani, “Low power reversible modified SQRT CSLA design using D-latch & BK adder,” J. of Signal Processing and Wireless Networks, Vol. 3, no. 1, pp. 09–16, Jan. 2018.
   Google Scholar
• W. Ahmad, B. Ayrancioglu, and I. Hamzaoglu, “Low error efficient approximate adders for FPGAs,” IEEE. Access., Vol. 9, pp. 117232–117243, Aug. 2021. DOI: 10.1109/ACCESS.2021.3107370.
   Web of Science ®Google Scholar
• G. K. Kumar, and N. Balaji, “Reconfigurable delay optimized carry select adder,” International Conference on Innovations in Electrical, Electronics, Instrumentation and Media Technology, 123–127, Nov. 2017. DOI: 10.1109/ICIEEIMT.2017.8116819.
   Google Scholar
• G. C. Manjunatha, and R. P. Singh, “Low power VLSI Design for power and area effective utilization of carry select adder,” International Conference on Current Trends in Computer, Electrical, Electronics and Communication, 606–610, Sep. 2018. DOI: 10.1109/CTCEEC.2017.8455052.
   Google Scholar
• N. Gaur, A. Mehra, P. Kumar, and S. Kallakuri, “16 bit power Efficient Carry select adder,” 6^th International Conference on Signal Processing and Integrated Networks, 558–561, May 2019. DOI: 10.1109/SPIN.2019.8711565.
   Google Scholar
• R. Suganya, and D. Meganathan, “High performance VLSI adders,” 3rd International Conference on Signal Processing, Communication and Networking, 1–7, Aug. 2015. DOI: 10.1109/ICSCN.2015.7219919.
   Google Scholar
• A. Omid, K. Mehdi, A. Afzali-Kusha, and P. Massoud, “RAP-CLA: a Reconfigurable approximate carry look-ahead adder,” IEEE Trans. on Circuits and Systems-II: Express Briefs, Vol. 65, no. 8, pp. 1089–1093, Aug. 2018. DOI: 10.1109/TCSII.2016.2633307.
   Web of Science ®Google Scholar
• J. Madhu, G. Pandey, and G. Dhiman, “An architecture for energy-efficient hybrid full adder and its CMOS implementation,” Conference on Information and Communication Technology, 1–5, Apr. 2018. DOI: 10.1109/INFOCOMTECH.2017.8340582.
   Google Scholar
• S. Vishwa, F. Urvisha, and M. Jagruti, “Design and Performance Analysis of 32 Bit VLSI hybrid adder,” International Conference on Trends in Electronics and Informatics, 1070–1075, Oct. 2019. DOI: 10.1109/ICOEI.2019.8862522.
   Google Scholar
• P. Gnanambikai, K. Vijeyakumar, and S. Kalaiselvi, “Area-efficient parallel adder with faithful approximation for image and signal processing applications,” IET. Image. Process., Vol. 13, no. 13, pp. 2587–2594, Oct. 2019. DOI: 10.1049/iet-ipr.2019.0580.
   Web of Science ®Google Scholar
• V. S. Nishok, P. Poongodi, and K. N. Vijeyakumar, “Design and Performance estimation of efficient approximate carry select adder,” Appl. Math. Inf. Sci, Vol. 12, no. 6, pp. 1219–1225, Oct. 2018. DOI: 10.18576/amis/120617.
   Google Scholar
• H. Basavoju, M. S. S. Rukmini, and K. Sivani, “Design and performance comparison among various types of adder topologies,” Third International Conference on Computing Methodologies and Communication, 725–730, Mar. 2019. DOI: 10.1109/ICCMC.2019.8819779.
   Google Scholar
• P. Amit Kumar, P. Rakesh, and K. C. Ray, “High-Speed area-efficient VLSI architecture of three-operand binary adder,” IEEE Trans. on Circuits and Systems–I, Vol. 65, no. 8, pp. 3944–3953, Nov. 2020. DOI: 10.1109/TCSI.2020.3016275.
   Google Scholar
• Y. Heng, J. Yuan, T. Weidi, and Q. Shushan, “An energy and area efficient carry select adder with dual carry adder cell,” Electronics. (Basel), Vol. 8, no. 10, pp. 1–10, Oct. 2019. DOI:10.3390/electronics8101129.
   Web of Science ®Google Scholar
• V. Neha, and A. Greeshm, “Design and execution of enhanced carry increment adder using Han-Carlson and Kogge-Stone adder technique,” Proceedings of the Third International Conference on Electronics Communication and Aerospace Technology, 1163–1170, Sep. 2019. DOI: 10.1109/ICECA.2019.8822194.
   Google Scholar
• K. A. K. Maurya, K. B. Sindhuri, N. U. Kumar, and Y. R. Lakshmanna, “Design and implementation of 32-bit adders using various full adders,” International Conference on Innovations in Power and Advanced Computing Technologies, 1–6, Apr. 2017. DOI: 10.1109/IPACT.2017.8245176.
   Google Scholar
• P. Gnanambikai, K. N. Vijeyakumar, and S. Kalaiselvi, “Area-efficient parallel adder with faithful approximation for image and signal processing applications,” IET Image Process., Vol. 13, no. 13, pp. 2587–2594, Oct. 2019. DOI: 10.1049/iet-ipr.2019.0580.
   Web of Science ®Google Scholar
• P. Radhakrishnan, and G. Themozhi, “FPGA implementation of XOR-MUX full adder based DWT for signal processing applications,” J. of Elsevier-Microprocessor and Microsystems, Vol. 73, pp. 1–11, Mar. 2020.
   Web of Science ®Google Scholar
• J. L. M. Iqbal, and S. Varadarajan, ““High-performance reconfigurable FIR filter architecture using optimized multiplier,” Circuits Syst. Signal Process., Vol. 32, no. 2, pp. 663–682, Jan. 2013. Doi:10.1007/s00034-012-9473-3.
   Web of Science ®Google Scholar
• P. Stefania, S. Fanny, F. Fabio, and C. Pasquale, “Efficient approximate adders for FPGA-based data-paths,” Electronics. (Basel), Vol. 9, no. 9, pp. 1–19, Sep. 2020.
   Web of Science ®Google Scholar
• K. Elango, and K. Muniandi, “VLSI implementation of an area and energy efficient FFT/IFFT core for MIMO-OFDM applications,” Ann. Telecommun, Vol. 75, pp. 215–227, Jun 2020. Doi:10.1007/s12243-019-00742-6.
   Web of Science ®Google Scholar
• S. Radha Rammohan, N. Jayashri Mariyam Aysha Bivi, C. K. Nayak, and V. R. Niveditha, “High performance hardware design of compressor adder in DA based FIR filters for hearing aids,” Int. J. Speech Technology, Vol. 23, no. 4, pp. 807–814, Dec. 2020. Doi: 10.1007/s10772-020-09759-y.
   Web of Science ®Google Scholar
• S. K. Patel, B. Garg, and S. K. Rai, “An Efficient accuracy reconfigurable CLA adder designs using complementary logic,” J. Electron. Test., Vol. 36, pp. 135–142, Feb. 2020. Doi:10.1007/s10836-019-05851-7.
   Web of Science ®Google Scholar