Design and Analysis of CMOS Dynamic Comparator for High-Speed Low-Power Applications Using Charge Sharing Technique

REFERENCES

• J. Zhang, L. Dai, X. Li, Y. Liu, and L. Hanzo, “On low-resolution ADCs in practical 5G millimeter-wave massive MIMO systems,” IEEE Commun. Mag., Vol. 56, no. 7, pp. 205–11, Jul. 2018. DOI: 10.1109/MCOM.2018.1600731.
   Web of Science ®Google Scholar
• H. Dalmia, and S. K. Sinha. “Analog to digital converters (ADC): A literature review,” in E3S Web Conf. 184 01025, 2020. DOI: 10.1051/e3sconf/202018401025.
   Google Scholar
• A. Khorami, M. B. Dastjerdi, and A. F. Ahmadi. “A low-power high-speed comparator for analog to digital converters,” in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016, pp. 2010–3. DOI: 10.1109/ISCAS.2016.7538971.
   Google Scholar
• N. Prakash, and K. S. Riyas, “SAR ADC using low power high speed comparator for precise applications,” JETIR, Vol. 6, no. 5, 2019, pp. 224–9.
   Google Scholar
• W. Xu, and H. Chen. “Designing a precision comparator for 10-bit synchronization SAR ADC,” in 2014 International Conference on Anti-Counterfeiting, Security and Identification (ASID), 2014, pp. 1–4. DOI: 10.1109/ICASID.2014.7064965.
   Google Scholar
• H. Nasiri, and A. Nabavi, “A 1.8V 3GS/s 7-bit time-interleaved Quasi C-2C SAR ADC using voltage-comparator time-information,” AEU Int J Electron. Commun., Vol. 83, pp. 138–49, 2018. ISSN 1434-8411. DOI: 10.1016/j.aeue.2017.08.028.
   Web of Science ®Google Scholar
• T. Kai, M. Qiao, W. Zhigong, and G. Ting, “A low power 20 GHz comparator in 90 nm COMS technology,” J. Semiconductors, Vol. 35, no. 5, 2014. DOI: 10.1088/1674-4926/35/5/055002.
   Google Scholar
• A. Khorami, and M. Sharifkhani, “High-speed low-power comparator for analog to digital converters,” AEU Int. J. Electron. Commun., Vol. 70, no. 7, pp. 886–94, 2016. ISSN 1434-8411. DOI: 10.1016/j.aeue.2016.04.002.
   Web of Science ®Google Scholar
• Y. Jung, S. Lee, J. Chae, and G. C. Temes, “Low-power and low-offset comparator using latch load,” Electron. Lett., Vol. 47, no. 3, pp. 167–8, 2011. DOI: 10.1049/el.2010.3070.
   Web of Science ®Google Scholar
• J. Lu, and J. Holleman, “A low-power high-precision comparator with time-domain bulk-tuned offset cancellation,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 60, no. 5, pp. 1158–67, May 2013. DOI: 10.1109/TCSI.2013.2239175.
   Web of Science ®Google Scholar
• X. Xin, J. Cai, R. Xie, and P. Wang, “Ultra low power comparator with dynamic offset cancellation for SAR ADC,” Electron. Lett., Vol. 53, 2017. DOI: 10.1049/el.2017.2916.
   Web of Science ®Google Scholar
• M. Hassanpourghadi, M. Zamani, and M. Sharifkhani, “A low-power low-offset dynamic comparator for analog to digital converters,” Microelectron. J., Vol. 45, no. 2, pp. 256–62, 2014. ISSN 0026-2692. DOI: 10.1016/j.mejo.2013.11.012.
   Web of Science ®Google Scholar
• S. Babayan-Mashhadi, and R. Lotfi, “Analysis and design of a low-voltage low-power double-tail comparator,” IEEE Trans. Very Large Scale Integration (VLSI) Syst., Vol. 22, pp. 343–52, 2014. DOI: 10.1109/TVLSI.2013.2241799.
   Web of Science ®Google Scholar
• B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” IEEE J. Solid-State Circuits, Vol. 39, pp. 1148–58, 2004. DOI: 10.1109/JSSC.2004.829399.
   Web of Science ®Google Scholar
• D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta. “A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time,” in 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 2007, pp. 314–605. DOI: 10.1109/ISSCC.2007.373420.
   Google Scholar
• A. K. Dubey, and R. K. Nagaria, “Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: a low-power, high-speed design approach using bulk-driven load,” Microelectron. J., Vol. 78, pp. 1–10, 2018. DOI: 10.1016/j.mejo.2018.05.006.
   Web of Science ®Google Scholar
• H. J. Jeon, and Y.-B. Kim. “A CMOS low power low offset and high-speed fully dynamic latched comparator,” in IEEE international SOC conference (SOCC), Las Vegas, p. 285–8.
   Google Scholar
• V. Savani, and N. M. Devashrayee, “Analysis and design of low-voltage low-power high-speed double tail current dynamic latch comparator,” Analog Integr. Circ. Sig. Process, Vol. 93, pp. 287–98, 2017. DOI: 10.1007/s10470-017-1040-1.
   Web of Science ®Google Scholar
• V. Savani, and N. M. Devashrayee, “Analysis of power for double-tail current dynamic latch comparator,” Analog Integr. Circ. Sig. Process, Vol. 100, pp. 345–55, 2019. DOI: 10.1007/s10470-019-01472-4.
   Web of Science ®Google Scholar
• V. Savani, and N. M. Devashrayee, “Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator,” Microelectron. J., Vol. 74, pp. 116–26, 2018. ISSN 0026-2692. DOI: 10.1016/j.mejo.2018.01.020.
   Web of Science ®Google Scholar
• Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan, and J. J. Liou, “A low-power high-speed dynamic comparator with a transconductance-enhanced latching stage,” IEEE. Access, Vol. 7, pp. 93396–403, 2019.
   Web of Science ®Google Scholar
• J. Kim, B. S. Leibowitz, J. Ren, and C. J. Madden, “Simulation and analysis of random decision errors in clocked comparators,” IEEE Trans. Circuits Syst. Regul. Pap., Vol. 56, no. 8, pp. 1844–57, Aug. 2009. DOI: 10.1109/TCSI.2009.2028449.
   Web of Science ®Google Scholar
• Y. Tsividis, K. Suyama, and K. Vavelidis, “Simple ‘reconciliation’ MOSFET model valid in all regions,” Electron. Lett., Vol. 31, pp. 506–8, 1995. DOI: 10.1049/el:19950256.
   Web of Science ®Google Scholar
• D. Dzahini, and H. Ghazlane. “Auto-zero stabilized CMOS amplifiers for very low voltage or current offset,” in 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515), 2003, Vol. 1, pp. 6–10. DOI: 10.1109/NSSMIC.2003.1351987.
   Google Scholar
• H. Zumbahlen. Basic linear design. Analog devices, 2006. ISBN: 0-915550-28-1.
   Google Scholar
• W. G. Jung. Op amp applications. Analog devices, 2002. ISBN 0-916550-26-5.
   Google Scholar
• P. P. Gandhi, and N. M. Devashrayee, “A novel low offset low power CMOS dynamic comparator,” Analog Integr. Circ. Sig. Process, Vol. 96, no. 1, pp. 147–58, 2018. DOI: 10.1007/s10470-018-1166-9.
   Web of Science ®Google Scholar
• Y. Wang, M. Yao, B. Guo, Z. Wu, W. Fan, and J. J. Liou, “A low-power high-speed dynamic comparator with a transconductance-enhanced latching stage,” IEEE Access, Vol. 7, pp. 93396–93403, 2019. DOI: 10.1109/ACCESS.2019.2927514.
   Web of Science ®Google Scholar