References
- IBEF. (2021). Available: https://www.ibef.org/industry/semiconductors.aspx.
- L. Alberto. (2020). Available: https://miscircuitos.com/design-process-of-chips-asics-flow-from-design-to-tapeout/.
- Virtuoso Layout Suite. https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/layout-design/virtuoso-layout-suite.html.
- S. Dhawan, “Online learning: A panacea in the time of COVID-19 crisis,” J. Educ. Technol. Syst., Vol. 49, no. 1, pp. 5–22, 2020.
- N. Muhammad, S. Srinivasan, “Online education during a pandemic – adaptation and impact on student learning,” Int J Eng Pedagogy (iJEP), Vol. 11, no. 3, pp. 71–83, 2021.
- N. Shimizu, et al., “Open-source hardware and EDA tools for analog/mixed-signal design and prototyping,” in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, 2018, pp. 1–4.
- E. Kougianos, S. P. Mohanty, P. Patra, “Digital nano-CMOS VLSI design courses in electrical and computer engineering through open-source/free tools,” in International Symposium on Electronic System Design, Bhuvneshwar, India, 2010, 265–70.
- V. Barzdenas, G. Grazulevicius, A. Vasjanov, “TCAD tools in undergraduate studies: A laboratory work for learning deep submicron CMOS processes,” Int. J. Electr. Engg. Edu., Vol. 57, no. 3, pp. 133–63, 2020.
- CSIT Lab. Available: http://csit-sun.pub.ro/courses/vlsi/Carte_VLSI/.
- J. P. Uyemura, Introduction to VLSI circuits and systems. Delhi: Wiley Publications, 2002.
- S. M. Aziz, E. Sicard, S. Ben Dhia, “Effective teaching of the physical design of integrated circuits using educational tools,” IEEE Trans. Educ, Vol. 53, no. 4, pp. 517–31, 2010.
- Microwind. (2018). Available: https://www.microwind.net/nanolambda.
- R. Chandel, A. K. Chandel, “SPICE for nano-regime VLSI design - A simulation study,” IETE J. Educ., Vol. 48, no. 3–4, pp. 103–14, 2007.
- S.-M. Kang, Y. Leblebici, CMOS digital integrated circuits. New York: Tata McGraw-Hill Education, 2003.
- K. Eshraghian, D. A. Pucknell, S. Eshraghian, Essentials of VLSI circuits and systems. Delhi: PHI Learning PVT Limited, 2005.
- A. K. Sinha, “Bias-point calculation and parameter extraction using EKV compact MOS model equation,” IETE J. Educ., Vol. 58, no. 1, pp. 42–48, 2017.
- A. Hasting, Art of analog layout. Upper Saddle River, NJ: Prentice Hall Publisher, 2001.
- C. Saint, J. Saint, IC mask design-essential layout technique. New York: MacGraw-Hill Publisher, 2002.
- C. Zhang, Y. Gong, Y. Luo, H. Zhang, D. Yan, “Hardware and software integrated coursework as a way of engineering ability training in the learning of digital electronics,” Int. J. Electr. Engg. Edu., Vol. 0, no. 0, pp. 1–17, 2019.