Hardware efficient reconfigurable digital down converter for software radio receiver

References

• Chandra, A., & Chattopadhyay, S. (2016). Design of hardware efficient FIR filter: A review of the state-of-the-art approach. Engineering Science and Technology, an International Journal, 19(1), 212–226. https://doi.org/10.1016/j.jestch.2015.06.006
   Google Scholar
• Changela, A., Zaveri, M., & Verma, D. (2020). FPGA implementation of high-performance, resource-efficient radix-16 CORDIC rotator based FFT algorithm. Integration, 73, 89–100. https://doi.org/10.1016/j.vlsi.2020.03.008
   Web of Science ®Google Scholar
• Datta, D., & Dutta, H. S. (2021). High efficient polyphase digital down converter on FPGA. Circuits, Systems, and Signal Processing, 40(11), 5787–5798. https://doi.org/10.1007/s00034-021-01749-y
   Web of Science ®Google Scholar
• Figueiredo, F. A. P. D., Cardoso, F. A. C. M., Filho, J. A. B., Lenzi, K. G., & Figueiredo, F. L. (2013). FPGA design and implementation of digital up-converter using quadrature oscillator. Applied Electrical Engineering and Computing Technologies (AEECT), Jordan. https://doi.org/10.1109/AEECT.2013.6716423
   Google Scholar
• Finnerty, A., & Ratigner, H. (2017). Reduce power and cost by converting from floating point to fixed-point. Xilinx White Paper, WP491(v1.0).
   Google Scholar
• Grati, K., Khouja, N., Gal, B. L., & Ghazel, A. (2012). Power consumption models for decimation FIR filters in multistandard receivers. Hindawi Publishing Corporation. https://doi.org/10.1155/2012/870546
   Google Scholar
• Guo, L., Tan, F., Zhan, P., & Zeng, H. (2017). Decomposing numerically controlled oscillator in parallel digital down conversion architecture. Journal of Circuits, Systems and Computers, 26(9), 1750126. https://doi.org/10.1142/S0218126617501262
   Web of Science ®Google Scholar
• Harris, F. (2004). Multirate signal processing for communication systems. Pearson Education Ltd.
   Google Scholar
• Jing, Q., Li, Y., & Tong, J. (2019). Performance analysis of resample signal processing digital filters on FPGA. EURASIP Journal on Wireless Communications and Networking, 2019(1), 31. https://doi.org/10.1186/s13638-019-1349-9
   Google Scholar
• Liu, X., Yan, X., Wang, Z., & Deng, Q. (2017). Design and FPGA implementation of a reconfigurable digital down converter for wideband applications. IEEE Transaction on VLSI Systems, 25(12), 3548–3552. https://doi.org/10.1109/TVLSI.2017.2748603
   Web of Science ®Google Scholar
• Meyer, J., Menzel, S., Dreschmann, M., Schmogrow, R., Fredue, W., Leuthold, J., & Becker, J. (2012). Ultra high speed digital down converter design for virtex-6 FPGAs, 17th Intern. OFDM Workshop. 2012.
   Google Scholar
• Motta, L. L., Acurio, B. A. A., Meloni, L. G. P., & Meloni, L. G. P. (2019). Design and implementation of a digital down/up conversion directly from/to RF channels in HDL. Integration, 68, 30–37. https://doi.org/10.1016/j.vlsi.2019.05.006
   Web of Science ®Google Scholar
• Obradović, V., Okiljević, P., Kozić, N., & Ivković, D. (2016). Practical implementation of digital down conversion for wideband direction finder on FPGA. Scientific Technical Review, 66(4), 40–46. https://doi.org/10.5937/STR1604040O
   Google Scholar
• Oppenheim, A. V., & Schafer, R. W. (2010). Discrete-time signal processing (Third ed.). Prentice Hall.
   Google Scholar
• Shahrouzi, S. N., & Perera, D. G. (2019). HDL code optimizations: Impact on hardware implementations and CAD tools. IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), Canada. https://doi.org/10.1109/PACRIM47961.2019.8985074.
   Google Scholar
• Sikka1, P., Asati, A. R., & Shekhar, C. (2020). Power-and area-optimized high-level synthesis implementation of a digital down converter for software-de?ned radio applications. Circuits, Systems, and Signal Processing, 40(6), 2883–2894. https://doi.org/10.1007/s00034-020-01601-9
   Web of Science ®Google Scholar
• Tietche, B. H., Romain, O., & Denby, B. (2015). A practical FPGA-based architecture for arbitrary-ratio sample rate conversion. Journal of Signal Processing Systems, 78(2), 147–154. https://doi.org/10.1007/s11265-013-0840-5
   Web of Science ®Google Scholar
• Tiwari, V. K., & Jain, S. K. (2016) Hardware implementation of polyphase decomposition-based wavelet filters for power system harmonics estimation, IEEE Transactions on Instrumentation and Measure. https://doi.org/10.1109/TIM.2016.2540861.
   Google Scholar
• Vaidyanathan, P. P., & Nguyen, T. Q. (1987). A TRICK for the design of fir half-band filters. IEEE Transactions on Circuits and Systems, 34(1987), 297–300. https://doi.org/10.1109/TCS.1987.1086124
   Google Scholar
• Wolf, W. (2004). FPGA-Based system design. Prentice- Hall.
   Google Scholar